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INTRODUCTION
With the development of quantum computing, the wiring requirements between the cryogenic quantum processor and the room temperature (RT) read-out controller can be both expensive and unreliable [1] . As an alternative, a cryogenic electronic interface that consists of control, interaction and read-out stages has been proposed. Cryogenic CMOS technology (cryo-CMOS) offers a scalable solution for quantum device interface fabrication [2] . The characteristics of metal-oxide semiconductor field-effect transistors (MOSFETs) change because of freeze-out effect, thus stimulating a requirement for a revised SPICE model of these devices and circuit designs to be developed for use at cryogenic temperatures.
Therefore, this paper describes a study of the characterization of SMIC 0.18μm CMOS ROs down to 4.2K. Characterization and modelling of MOSFETs are performed. The RO performance in terms of delay per stage (τp), static current (ISTAT), dynamic current (IDYN), power dissipation (P) and phase noise (L(foff)) is studied at both 298K and 4.2K for VDD ranging from 0.9V to 1.8V. Cryogenic effects on the RO performance are studied with and without FBB. The ROs have lower phase noise at 4.2K than at room temperature, while the phase noise would slightly increase as the FBB is applied. It is demonstrated that VDD can be reduced down to 0.9V by appropriate application of body biasing while maintaining an ultralow total power dissipation. In addition, the application of FBB takes advantage of both equivalent speed and lower power dissipation at the low-VDD case, compared to the case of high-VDD. 
II. CMOS DEVICE MODELLING
The measurements of the CMOS transistors were performed using thin-oxide (3.87 nm) SMIC 0.18μm technology and for a wide range of feature sizes (TABEL I). All electrical measurements were performed using an Agilent B1500A semiconductor device analyzer. The cryogenic measurements were performed in the liquid helium Dewar. The most noticeable irregularity in the drain-source currentvoltage (IDS-VDS) characteristics (Fig.1b) is the kink that occurs in the mid-VDS range at 4.2K. This phenomenon is ascribed to the self-polarization of the bulk at cryogenic temperatures [3] . In this paper, temperature-dependent parameter extraction and a sub-circuit model were applied to eliminate the deviations between the RT BSIM3 model and the measured values [4, 5] . The extraction procedure was performed using BsimProPlus and model revision was performed using Matlab. As shown in Fig.1 , good agreement with the measurements was achieved for devices operating at LHT. Significant optimization of the BSIM3 model thus been achieved.
III. CIRCUIT DESCRIPTION
The gate width/length of both NMOS and PMOS transistors are 0.22μm/0.18μm. The layout of RO is shown schematically in Fig. 2a , while Fig. 2b shows a schematic of the single inverter stage composed of NMOS and PMOS transistors. The RO consists of 101 identical stages combined with an enabling two-way AND gate. The parameters and measurements protocols are listed in Table II . The impulse sensitivity function (ISF) is introduced to describe the sensitivity of every point of the wave form to a perturbation in single-ended ring oscillators [6] and the singlesideband phase-noise spectrum due to a white-noise current source is given by [7] 
where  is the root mean square (RMS) value of the ISF, 2 /∆ the single-sideband power spectral density of the noise current source, given by the relation = , the frequency offset from the carrier.
According to [6] , the approximate expression for  is obtained:
where is a proportionality constant, which is typically close to one and N is the number of stages of RO.
For single-ended N-stages CMOS ring oscillators, assuming that the thermal noise sources of every inverter are uncorrelated and that the waveform (hence the ISF) of all nodes are the same except for a phase-shift, the total phase noise is N times the value given by (1) . Taking only these inevitable noise sources into account, the expression for phase noise is given by [6] :
where is the Boltzmann constant, the temperature, the operating voltage, 0 the frequency of RO, the total power dissipation, ℎ the characteristic voltage of the device.
The total power dissipation is approximately given by
For short-channel mode of operation, the ℎ is defined as
where is defined as the value of electric field resulting in half the carrier velocity expected from low field mobility, is the gate-length and is 2/3 for long-channel devices in saturation region and 2~3 times greater for the case of shortchannel devices. Note the absence of any dependency on the number of stages in (3). 
IV. SIMULATION RESULTS
The static current per stage generated by leakage from the supply to ground of the 101-stages RO is shown in Table 2 for a set of VDD. The static current (and thus the static power consumption) shows a significant decrease with temperature decreases. The delay per stage of CMOS inverter is given approximately by τp=CLⅹVDD/IEFF, where IEFF is the effective current [8] and CL is the load capacitance, which includes the inversion capacitance, the parasitic capacitance and the wiring capacitance between the two stages. Reducing power dissipation by reducing the value of VDD degrades the speed of RO, as shown in Fig. 3 .
The mobility of transistor is strongly enhanced because of the reduction in carrier scattering due to lattice vibrations [4] and should thus lead to a smaller τp at LHT for a given VDD. However, the RO suffers a significant reduction in operating speed, as shown in Fig.3a . This increase in the delay per stage is ascribed to the VTH shift (Fig. 1a ) that occurs at LHT for both NMOS and PMOS transistors. It should be noted that the load capacitance is weakly dependent on temperature and is a minor reason for the speed change of RO [8] . Body biasing was used to compensate the VTH shift to preserve the benefit of higher carrier mobility. On reduction of temperature from RT to 4.2K, the delay per stage shows significant reductions by 75.68% at VDD=0.9V, 66.33% at VDD=1.2V, 56.04% at VDD=1.5V, 48.49% at VDD=1.8V. The τp of RO is 100.66ps@VDD=1.3V with FBB (VN/VP=1.1V/-0.6V) and is 100.11ps@VDD=1.5V without FBB, while the total power dissipation P=6.96μW and 9.68μW respectively. Equivalent speed is achieved by applying FBB while the power consumption is reduced. Note that the result can be optimized by adjusting the values of FBB. Application of body biasing thus results in significant τp gain especially at low supply voltages, but cause a slight increase in the power dissipation, as shown in Fig. 3 and Fig. 4 . is demonstrated that by appropriate application of the FBB, benefit in terms of both speed and power dissipation can be derived at low supply voltage of VDD=0.9V. The speed of the designed RO is significantly optimised with a small increase in power consumption. Very small power dissipation of 2.13μW with τp=179ps and phase noise =-177.57dBc/Hz@1MHz for VDD=0.9V are achieved at 4.2K. The results indicate the applicability of body biasing to the design of power-efficient peripheral circuits for large scale quantum computing.
